信息安全系列：計(jì)算機(jī)體系結(jié)構(gòu)與安全（英文版）簡介，目錄書摘
2020-01-06 12:10
來源：京東
作者：京東
信息安全系列：計(jì)算機(jī)體系結(jié)構(gòu)與安全（英文版）
暫無報(bào)價(jià)
3評(píng)論
100%好評(píng)
編輯推薦:
內(nèi)容簡介: 在當(dāng)今的計(jì)算機(jī)和信息系統(tǒng)應(yīng)用設(shè)計(jì)中，計(jì)算機(jī)和信息安全專業(yè)人員必須同時(shí)了解硬件和軟件才能有效地部署安全解決方案?！缎畔踩盗校河?jì)算機(jī)體系結(jié)構(gòu)與安全（英文版）》從安全的角度對(duì)計(jì)算機(jī)和網(wǎng)絡(luò)硬件、系統(tǒng)軟件、信息和數(shù)據(jù)的概念進(jìn)行全面的闡述，并為讀者提供實(shí)現(xiàn)安全的計(jì)算機(jī)和信息系統(tǒng)的解決方案和工具；此外，在計(jì)算機(jī)安全、信息集成設(shè)計(jì)與實(shí)踐經(jīng)驗(yàn)方面還介紹了現(xiàn)代計(jì)算機(jī)系統(tǒng)以及作者所擁有的一些專利技術(shù)，以使讀者更好地掌握和應(yīng)用計(jì)算機(jī)安全系統(tǒng)的知識(shí)?！缎畔踩盗校河?jì)算機(jī)體系結(jié)構(gòu)與安全（英文版）》可作為高等學(xué)校計(jì)算機(jī)、電子與通信以及信息安全學(xué)科高年級(jí)本科生和研究生教材，也可供相關(guān)專業(yè)研究人員、安全專家以及工程師參考。
作者簡介: Shuangbao（Paul）Wang美國喬治·梅森大學(xué)副教授，曾任美國國家生物醫(yī)學(xué)基金會(huì)信息技術(shù)總裁、青島市科技信息研究所所長；獲美國先進(jìn)模擬和培訓(xùn)LINK學(xué)者獎(jiǎng)1項(xiàng)，科技獎(jiǎng)勵(lì)18項(xiàng)；擁有專利4項(xiàng)，其中3項(xiàng)已實(shí)現(xiàn)轉(zhuǎn)讓并投產(chǎn)，研究成果在美國“產(chǎn)業(yè)化周”列為最佳發(fā)明獎(jiǎng)：1篇論文列入《科學(xué)快線》25篇優(yōu)秀論文之首。
Robert S. Ledley美國喬治敦大學(xué)教授，美國科學(xué)院院士，美國國家生物醫(yī)學(xué)基金會(huì)主席，計(jì)算機(jī)斷層掃描（CT）的發(fā)明人。兼任4個(gè)國際期刊的主編，撰寫了多部專著，擁有專利和基金項(xiàng)目百余項(xiàng)，獲1997年美國總統(tǒng)頒發(fā)的“國家技術(shù)獎(jiǎng)”，被評(píng)為1990年國家優(yōu)秀發(fā)明人才。
Robert S. Ledley美國喬治敦大學(xué)教授，美國科學(xué)院院士，美國國家生物醫(yī)學(xué)基金會(huì)主席，計(jì)算機(jī)斷層掃描（CT）的發(fā)明人。兼任4個(gè)國際期刊的主編，撰寫了多部專著，擁有專利和基金項(xiàng)目百余項(xiàng)，獲1997年美國總統(tǒng)頒發(fā)的“國家技術(shù)獎(jiǎng)”，被評(píng)為1990年國家優(yōu)秀發(fā)明人才。
目錄:1 Introduction to Computer Architecture and Security
1.1 History of Computer Systems
1.1.1 Timeline of Computer History
1.1.2 Timeline of Internet History
1.1.3 Timeline of Computer Security History
1.2 John von Neumann Computer Architecture
1.3 Memory and Storage
1.4 Input1Output and Network Interface
1.5 Single CPU and Multiple CPU Systems
1.6 Overview of Computer Security
1.6.1 Confidentiality
1.6.2 Integrity
1.6.3 Availability
1.6.4 Threats
1.6.5 Firewalls
1.6.6 Hacking and Attacks
1.7 Security Problems in Neumann Architecture
1.8 Summary
Exercises
References
2 Digital Logic Design
2.1 Concept of Logic Unit
2.2 Logic Functions and Truth Tables
2.3 Boolean Algebra
2.4 Logic Circuit Design Process
2.5 Gates and Flip-Flops
2.6 Hardware Security
2.7 FPGA and VLSI
2.7.1 Design of an FPGA Biometric Security System
2.7.2 A RIFD Student Attendance System
2.8 Summary
Exercises
References
3 Computer Memory and Storage
3.1 A One Bit Memory Circuit
3.2 Register, MAR, MDR and Main Memory
3.3 Cache Memory
3.4 Virtual Memory
3.4.1 Paged Virtual Memory
3.4.2 Segmented Virtual Memory
3.5 Non-Volatile Memory
3.6 External Memory
3.6.1 Hard Disk Drives
3.6.2 Tertiary Storage and Off-Line Storage
3.6.3 Serial Advanced Technology Attachment （SATA）
3.6.4 Small Computer System Interface （SCSI）
3.6.5 Serial Attached SCSI （SAS）
3.6.6 Network-Attached Storage （NAS）
3.6.7 Storage Area Network （SAN）
3.6.8 Cloud Storage
3.7 Memory Access Security
3.8 Summary
Exercises
References
4 Bus and Interconnection
4.1 System Bus
4.1.1 Address Bus
4.1.2 Data Bus
4.1.3 Control Bus
4.2 Parallel Bus and Serial Bus
4.2.1 Parallel Buses and Parallel Communication
4.2.2 Serial Bus and Serial Communication
4.3 Synchronous Bus and Asynchronous Bus
……
5 I/O and network interface
6 Central processing unit
7 advanced computer architecture
8 assembly language and operating systems
9 TCP/IP and internet
10 design and implementation： modifying Neumann architecture
Appendix a digital logic simulators
Appendix b computer security tools
Appendix c patent application： intrusion-free computer architecture for information and data security
Index
1.1 History of Computer Systems
1.1.1 Timeline of Computer History
1.1.2 Timeline of Internet History
1.1.3 Timeline of Computer Security History
1.2 John von Neumann Computer Architecture
1.3 Memory and Storage
1.4 Input1Output and Network Interface
1.5 Single CPU and Multiple CPU Systems
1.6 Overview of Computer Security
1.6.1 Confidentiality
1.6.2 Integrity
1.6.3 Availability
1.6.4 Threats
1.6.5 Firewalls
1.6.6 Hacking and Attacks
1.7 Security Problems in Neumann Architecture
1.8 Summary
Exercises
References
2 Digital Logic Design
2.1 Concept of Logic Unit
2.2 Logic Functions and Truth Tables
2.3 Boolean Algebra
2.4 Logic Circuit Design Process
2.5 Gates and Flip-Flops
2.6 Hardware Security
2.7 FPGA and VLSI
2.7.1 Design of an FPGA Biometric Security System
2.7.2 A RIFD Student Attendance System
2.8 Summary
Exercises
References
3 Computer Memory and Storage
3.1 A One Bit Memory Circuit
3.2 Register, MAR, MDR and Main Memory
3.3 Cache Memory
3.4 Virtual Memory
3.4.1 Paged Virtual Memory
3.4.2 Segmented Virtual Memory
3.5 Non-Volatile Memory
3.6 External Memory
3.6.1 Hard Disk Drives
3.6.2 Tertiary Storage and Off-Line Storage
3.6.3 Serial Advanced Technology Attachment （SATA）
3.6.4 Small Computer System Interface （SCSI）
3.6.5 Serial Attached SCSI （SAS）
3.6.6 Network-Attached Storage （NAS）
3.6.7 Storage Area Network （SAN）
3.6.8 Cloud Storage
3.7 Memory Access Security
3.8 Summary
Exercises
References
4 Bus and Interconnection
4.1 System Bus
4.1.1 Address Bus
4.1.2 Data Bus
4.1.3 Control Bus
4.2 Parallel Bus and Serial Bus
4.2.1 Parallel Buses and Parallel Communication
4.2.2 Serial Bus and Serial Communication
4.3 Synchronous Bus and Asynchronous Bus
……
5 I/O and network interface
6 Central processing unit
7 advanced computer architecture
8 assembly language and operating systems
9 TCP/IP and internet
10 design and implementation： modifying Neumann architecture
Appendix a digital logic simulators
Appendix b computer security tools
Appendix c patent application： intrusion-free computer architecture for information and data security
Index
京公網(wǎng)安備 11000002000088號(hào)
